Europäisches Patentamt

**European Patent Office** 

Office européen des brevets



EP 1 047 117 A2

(12)

## **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 25.10.2000 Bulletin 2000/43

(21) Application number: 00104967.5

(22) Date of filing: 08.03.2000

(51) Int. Cl.7: **H01L 21/02**, H01L 21/314, H01L 27/108, H01L 21/8242

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE **Designated Extension States:** 

AL LT LV MK RO SI

(30) Priority: 21.04.1999 JP 11364399

(71) Applicant: Oki Electric Industry Co., Ltd. Tokyo (JP)

(72) Inventors:

 Nakazawa, Makoto, c/o Miyagi Oki Electric Co.,Ltd. Kurokawa-gun, Miyagi (JP)

(11)

· Nagata, Toshio, c/o Miyagi Oki Electric Co.,Ltd. Kurokawa-gun, Miyagi (JP)


(74) Representative:

Kirschner, Klaus Dieter, Dipl.-Phys. Schneiders & Behrendt Rechtsanwälte - Patentanwälte Sollner Strasse 38 81479 München (DE)

#### (54)Method for manufacturing a silicon nitride capacitor dielectric film

A manufacturing method for a semiconductor device that has a capacitor electrode having a silicon nitride film as a capacitor dielectric film includes the steps of: forming a lower electrode on an interlayer dielectric; and carrying out reduction and thermal nitriding on a specimen, on which the lower electrode has been formed, in an ammonia gas atmosphere in a deposition chamber wherein pressure has been reduced to a range from 533 Pa to 1333 Pa, then forming a silicon nitride film on the lower electrode and the interlayer dielectric.

FIG.1



#### Description

## **BACKGROUND OF THE INVENTION**

#### 1. Field of the Invention

[0001] The present invention relates to a manufacturing method for a semiconductor device and, more particularly, to a manufacturing method for a semiconductor device provided with a capacitor on an interlayer dielectric, the capacitor comprising a silicon nitride film serving as a capacitor dielectric film.

1

### 2. Description of Related Art

In recent years, semiconductor memory [0002] devices employ silicon nitride films as capacitor dielectric films in order to increase capacitance of capacitors. In order to take full advantage of using silicon nitride films, a process for forming a silicon nitride film is sometimes employed, wherein a lower electrode composed of a silicon type material, typically a polycrystalline silicon material, is first formed on an interlayer dielectric, then this specimen is placed in a deposition chanter to be subjected to pretreatment in which the specimen is subjected to heat in an ammonia gas atmosphere in the deposition chamber, the pressure of which has been reduced (this pretreatment will be hereinafter referred to as "in-situ surface nitriding (ISN)"). Then, an ammonia gas and a gas for forming a silicon type thin film are introduced into the deposition chamber to form a silicon nitride film on the lower electrode and the interlayer dielectric. The reduced pressure CVD method is employed as a typical method for forming the silicon nitride film after the ISN treatment is finished.

[0003] A native oxide produced on the lower electrode is reduced and thermally nitrided during the ISN treatment. Thus, a silicon nitride film by the ISN is formed on a surface of the lower electrode. This provides an advantage in that a chance for, an oxide film to be produced between the lower electrode and the silicon nitride film produced by the CVD method is minimized, permitting an advantage of using the silicon nitride film as a capacitor dielectric film to be easily obtained.

[0004] Generally, in the process mentioned above, a heat treatment known as "healing oxidation" is carried out on the silicon nitride film, which has been formed, so as primarily to repair defects or the like of the film.

[0005] However, according to experiments performed by the inventors of the present application have revealed that a portion of the silicon nitride film that is formed on the interlayer dielectric tends to be thinner than another portion that is formed on the lower electrode in the foregoing process including the ISN treatment. It has also been found that the thickness is considerably influenced by the degree of vacuum in a deposition chamber in the ISN treatment.

## SUMMARY OF THE INVENTION

[0006] On object of the present invention is to prevent abnormal oxidization of an electrode, wiring, etc. under an interlayer dielectric attributable to heat treatment or the like after a silicon nitride film is formed as a capacitor dielectric film.

[0007] To this end, according to the present invention, there is provided a manufacturing method for a semiconductor device that has a capacitor electrode comprising a silicon nitride film as a capacitor dielectric film, including the steps of forming a lower electrode on an interlayer dielectric, and carrying out reduction and thermal nitriding on a specimen, on which the foregoing lower electrode has been formed, in an ammonia gas atmosphere in a deposition chamber wherein pressure has been reduced to a range from 533 Pa (4 torr; 1 torr is about 133.3 Pa. The same applies hereinafter.) to 1333 Pa. The range of the pressure of 533 Pa or more includes any value in a range of 483 Pa or more and below 533 Pa, taking a margin of 50 Pa into account.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

[0008] While the specification concludes with claims particularly pointing out distinctly claiming the subject matter which is regarded as the invention, it is believed that the invention, the objects, features of the invention and further objects, features and advantages thereof will be better understood from the following description taken in connection with the accompanying drawings in which:

Fig. 1 shows an example of a structure of a semiconductor device.

Fig. 2 shows an example of a structure of a capacitor.

Fig. 3 is a process chart of a manufacturing method in accordance with an embodiment.

Fig. 4 is a process chart continuing from that of Fig. 3 of the manufacturing method in accordance with the embodiment.

Fig. 5 shows an example of a reduced pressure CVD apparatus.

Fig. 6 is a schematic representation illustrating an example of a parameter of the embodiment.

Fig. 7 is a schematic representation illustrating an example of a temperature profile of the embodiment.

Fig. 8 is a schematic representation showing experiment results.

Fig. 9 is a schematic representation showing experiment results.

Fig. 10 is a schematic representation showing experiment results.

Fig. 11 is a schematic representation showing a structure of a semiconductor device in accordance with an embodiment.

2

Fig. 12 is another schematic representation showing a structure of a semiconductor device in accordance with an embodiment.

Fig. 13 is a schematic representation illustrating experiment results.

Fig. 14 is a schematic representation illustrating experiment results.

Fig. 15 is a schematic representation illustrating experiment results.

Fig. 16 is a schematic representation illustrating experiment results.

Fig. 17 is a schematic representation illustrating experiment results.

Fig. 18 is a schematic representation illustrating experiment results.

#### DESCRIPTION OF THE PREFERRED EMBODI-MENTS

[0009] Preferred embodiments of a manufacturing method for a semiconductor device in accordance with the present invention will be described in conjunction with the accompanying drawings. The drawings used for the description merely provide schematic illustrations to help understanding the present invention. In the drawings, like reference numerals will be assigned to like components, and descriptions thereof may not be repeated.

[0010] Fig. 1 is a sectional view showing a semiconductor memory device 10 preferably manufactured by the manufacturing method in accordance with the present invention. To be more specific, Fig. 1 is a sectional view focused on a single memory cell of the semiconductor memory device 10.

The semiconductor memory device 10 is equipped with a silicon substrate 11 serving as a semiconductor substrate, a switching device 13 and an insulating film 15 for isolating devices provided on the substrate 11, a bit line 17 and a word line 19, which partly serves as a gate electrode, that are connected to the switching device 13, an interlayer dielectric 21 in which the foregoing components 13 through 19 are buried, a contact hole 23 provided in the interlayer dielectric 21, a capacitor 25 provided on the interlayer dielectric 21, and a wire 27 in the contact hole that connects the components 13 and 25. Reference numeral 29 in Fig. 1 denotes a portion of a silicon nitride film formed on the interlayer dielectric at the same time when the silicon nitride film serving as a capacitor dielectric film is formed.

[0012] The capacitor 25 is constituted by a lower electrode 25a, a capacitor dielectric film 25b composed of a silicon nitride film, and an upper electrode 25c.

[0013] In the illustrated example, a surface of the lower electrode 25a is formed to be a roughened surface (schematically shown by circles in the drawing) in order to maximize a capacitance of the capacitor. Obviously, the roughened surface is just an example, and

dispensable. The lower electrode 25a itself is formed of a silicon type material, typically a doped polycrystalline silicon.

[0014] A silicon nitride film serving as the capacitor dielectric film 25b is preferably manufactured by the method in accordance with the present invention which will be discussed hereinafter. To be more specific, as shown in Fig. 2, the capacitor dielectric film 25b is preferably formed to include a first silicon nitride film 25ba formed by the ISN treatment and a second silicon nitride film 25bb formed by, for example, the reduced pressure CVD method in this order from the lower electrode 25a. As previously described, the first and second silicon nitride films 25ba and 25bb are formed as the silicon nitride film 29 also on the interlayer dielectric 21.

The semiconductor device 10 shown in Fig. 1 can be manufactured according to a procedure of the manufacturing method in accordance with the present invention described below. Fig. 3 and Fig. 4 show the steps of the procedure to describe the procedure. Fig. 5 is a block diagram illustrating an example of a configuration of an apparatus for depositing a capacitor dielectric film, namely, a reduced pressure CVD apparatus or a hot wall type CVD apparatus in this case. Fig. 6 shows modes of carrying out and depositing conditions of embodiments and comparative examples which will be discussed hereinafter. To be more specific, Fig. 6 mainly shows an operating procedure and setting conditions of a main valve MV, a sub valve SV, a mechanical booster pump MBP, a diffusion pump DP, a flow rate controllers MFC 1 and 2 in the deposition apparatus shown in Fig. 5, and the degree of vacuum (a pressure at the position of a pressure gauge PM) of a deposition chamber R. Fig. 7 shows an example of depositing conditions when the present invention is applied, especially of a temperature profile of a specimen observed during a deposition process.

[0016] First, an FET serving as a switching device and the insulating film 15 for isolating devices are formed on the semiconductor substrate 11 by a known method. Then, the bit line 17 and the word line 19 are formed by a known method.

[0017] Next, the switching devices 13, etc. are covered with the interlayer dielectric 21. As the interlayer dielectric 21, a BPSG film for example, is employed. Then, a contact hole 23 for exposing one source-drain region of the switching device 13 is formed in a part of the interlayer dielectric 21 by a known method.

[0018] Subsequently, the wire 27 is formed in the contact hole 23 by a known method as shown in Fig. 3A.
[0019] In the following step, a doped polycrystalline silicon film (including a roughened surface polycrystalline silicon) 25x is formed as a lower electrode forming thin film on the interlayer dielectric 21 as shown in Fig. 3B. The formed polycrystalline silicon film is patterned according to a configuration of the lower electrode so as to produce the lower electrode 25a as shown in Fig. 3C.
[0020] Furthermore, the foregoing specimen is

45

55

placed in a deposition chamber (not shown). With the deposition chamber filled with an ammonia gas and in a reduced pressure state, a temperature in the deposition chamber or a temperature of the specimen is gradually raised. As shown in Fig. 6, the temperature in the deposition chamber or the temperature of the specimen is gradually increased while gradually increasing the degree of vacuum in the deposition chamber from an order of 10<sup>-2</sup> Pa toward 533 Pa, although this is not the only one method. As shown in Fig. 7, for instance, the temperature is raised in 100°C/min. increments. When the temperature in the deposition chamber reaches a sufficiently high level for thermal nitriding (in a range of 840 to 860 degrees Celsius, e.g. about 850 degrees Celsius, although the temperature is not limited thereto), the degree of vacuum in the deposition chamber is set at a suitable value of 533 Pa or more (e.g. 533 Pa). This condition is maintained for a predetermined period of time to perform the ISN treatment. Preferably, the ISN treatment time is longer than a time that has been experimentally determined in advance. This will be described in more detail in conjunction with a third embodiment.

[0021] The ISN treatment causes the lower electrode 25a to be reduced and thermally nitrided, so that even if a native oxide is produced on a surface of the lower electrode 25a, the native oxide will turn into the silicon nitride film 25ba (see Fig. 2) attributable to the ISN treatment.

[0022] Then, the temperature in the deposition chamber is lowered to a level suited for CVD, to a range of 650 to 700 degrees Celsius, e.g. to about 690 degrees Celsius, although it is not limited to this temperature. Under this condition, an ammonia gas and SiH<sub>2</sub>Cl<sub>2</sub> are supplied into the deposition chamber. A flow ratio of the ammonia gas to SiH2Cl2 is set to 1:1 to 1:6, e.g. 1:5, taking dichlorosilane (SiH2Cl2) as 1, although the ratio is not limited thereto. This condition is maintained for a predetermined period of time. The pressure in the deposition chamber at this time is set to a degree of vacuum ideally suited for deposition, ranging from 13.3 to 27 Pa, e.g. 20 Pa, although it is not limited thereto. In this treatment, the silicon nitride film 25bb (see Fig. 2) from the reduced pressure CVD is formed on the silicon nitride film 25ba (see Fig. 2) from the ISN treatment. This completes the formation of the silicon nitride film 25b as the capacitor dielectric film (see Fig. 4A).

[0023] After completion of the formation of the silicon nitride film, the deposition chamber is gradually cooled, and the specimen is taken out of the deposition chamber.

[0024] Next, to repair film defects of the silicon nitride film 25b, the specimen is subjected to healing oxidization. The healing oxidization is carried out at 850 degrees Celsius for 30 minutes in a wet oxygen atmosphere, although the condition is not limited thereto.

[0025] In the next step, as a thin film for forming the

upper electrode, a doped polycrystalline silicon film 25y, for example, is formed on the specimen, which has been subjected to the healing oxidization, as shown in Fig. 4B, then the film is patterned to a configuration of the upper electrode. Thus the upper electrode 25c is formed as shown in Fig. 4C.

[0026] When all the above steps have been implemented, a major section of the semiconductor memory device in which each memory cell is constructed by a capacitor and a transistor is completed.

[0027] The present invention will now be described in more detail in conjunction with embodiments.

1. First Embodiment (Experiments on the degree of vacuum in a deposition chamber for the ISN treatment)

[0028] First, the degree of vacuum in the deposition chamber for ISN treatment is set to three different levels, namely, 160 Pa, 533 Pa, and 800 Pa, the remaining conditions such as ISN treatment time, treatment conditions, CVD deposition time, and depositing conditions being all the same. Semiconductor devices are fabricated at the three different degrees of vacuum according to the procedure described above. More specifically, the pressure in the deposition chamber at the time of the ISN treatment in step 5 of the depositing conditions of Fig. 6 is set to 160 Pa, 533 Pa, and 800 Pa, respectively, so as to fabricate the semiconductor devices under three different levels of vacuum.

[0029] Then, the film thicknesses of the silicon nitride films 25b formed on the lower electrodes 25a of the respective specimens produced under three different levels of vacuum are measured. The thicknesses of oxide films produced on the surfaces of the silicon nitride films 25b by healing oxidization are also measured.

[0030] The measurement results are shown in Fig. 8. In Fig. 8, the axis of abscissa indicates the degree of vacuum in the deposition chamber during the ISN treatment, the left axis of ordinates indicates the film thickness of the silicon nitride film 25b formed on the lower electrode 25a, and the right axis of ordinates indicates the film thickness of an oxide film or a healing oxide film produced on the surface of the silicon nitride film 25b during the healing oxidization. The bar graphs provide data regarding the film thicknesses of the silicon nitride films, and the line charts provide data regarding the film thicknesses of the healing oxide films.

[0031] As can be seen from Fig. 8, when the pressure in the deposition chamber for the ISN treatment is set at 160 Pa, 533 Pa, and 800 Pa, respectively, the silicon nitride films of approximately the same film thicknesses, namely, 5.45 nm, 5.47 nm, and 5.54 nm, are formed on the lower electrodes 25a. It is also understood that the healing oxide films at the different levels of vacuum are all thin, sharing a similar film thickness, namely, 1.30 nm, 1.28 nm, and 1.27 nm. Hence, it can be concluded within the scope of the experiments that

PNSDOCID <FP 104711742 I

20

25

40

the film thickness and resistance to oxidization of the silicon nitride film formed on the lower electrode is not influenced by the degree of vacuum in the deposition chamber at the time of the ISN treatment.

[0032] Furthermore, regarding the specimens fabricated at the three vacuum levels, the film thickness of the silicon nitride film 25b formed on the interlayer dielectric 21, and the film thickness of an oxide film produced on the surface of the silicon nitride film 25b due to the healing oxidization are measured.

[0033] The measurement results are shown in Fig. 9. In Fig. 9, the axis of abscissa indicates the degree of vacuum in the deposition chamber during the ISN treatment, the left axis of ordinates indicates the film thickness of the silicon nitride film 25b formed on the interlayer dielectric 21, and the right axis of ordinates indicates the film thickness of an oxide film or a healing oxide film produced on the surface of the silicon nitride film 25b during the healing oxidization. The bar graphs provide data regarding the film thicknesses of the silicon nitride films, and the line charts provide data regarding the film thicknesses of the healing oxide films.

[0034] As can be seen from Fig. 9, when the pressure in the deposition chamber during the ISN treatment is set to 160 Pa, 533 Pa, and 800 Pa, respectively, silicon nitride films having thicknesses of 2.0 nm, 3.1 nm, and 3.2 nm, respectively, are formed on the lower electrode 25a. This means that, at the degrees of vacuum of 533 Pa or more in the deposition chamber, the film thickness is approximately the same (3.1 to 3.2 nm), and silicon nitride films that are 1.5 times as thick as the silicon nitride film produced at 160 Pa. The thicknesses of the healing oxide films at the different levels of vacuum are 56 nm, 1.35 nm, and 1.57 nm. This means that, at levels of 533 Pa or more in the deposition chamber, the thicknesses of the healing oxide films are approximately the same (1.3 to 1.5 nm), and are only about 1/56 of the thickness of the healing oxide film produced at 160 Pa.

[0035] In another experiment carried out with the degree of vacuum in the deposition chamber set at 400 Pa, the film thickness of the silicon nitride film formed on the interlayer dielectric was approximately 2.3 nm. This thickness and the foregoing film thicknesses, namely, 2.0 nm, 3.1 nm, and 3.2 nm, are plotted in relation to the degree of vacuum in the deposition chamber during the ISN treatment. The plotting result reveals a relationship as shown in Fig. 10.

[0036] Fig. 11 and Fig. 12 are schematic diagrams of scanning electron microscope photos showing a wiring portion of the interlayer dielectric of each device fabricated at a vacuum degree in the deposition chamber during the ISN treatment set at 533 Pa and each device fabricated at 160 Pa. Both photos are focused on a neighborhood of the word line 19. From the photo Fig. 12, it has been found that, when the degree of vacuum is set at 160 Pa, the word line or the polycrystalline silicon wire in the interlayer dielectric is also oxidized, and

an abnormal oxide film 19x is produced.

[0037] Based on the experiment results described above, it can be concluded that, by setting the vacuum degree in the deposition chamber during the ISN treatment at 533 Pa or more, a silicon nitride film that is thicker and features higher resistance to oxidization than the one formed at a vacuum degree below 533 Pa can be formed.

2. Second Embodiment (Experiment on electrical characteristics such as a capacitance of a capacitor)

[0038] Under the condition where the degree of vacuum in the deposition chamber during the ISN treatment is set to 533 Pa, devices having capacitor dielectric films of four different film thicknesses, namely, 5.0 nm, 5.5 nm, 6.0 nm, and 7.0 nm, according to the manufacturing procedure described in conjunction with the foregoing embodiment. In addition, a device having a capacitor dielectric of a 7.0-nm film thickness is manufactured at a degree of vacuum of 160 Pa in the deposition chamber during the ISN treatment. The capacitances of the capacitors of these five specimen devices are measured. The measurement results are shown in Fig. 13.

[0039] As can be seen from Fig. 13, the four specimen devices produced at 533 Pa provide appropriate capacitances of capacitors according to the individual film thicknesses. The capacitances of the capacitors of two devices manufactured with the degree of vacuum in the deposition chamber set at 160 Pa and 533 Pa for the ISN treatment are almost the same, namely, about 20 fF. These measurement results indicate that increasing the degree of vacuum in the deposition chamber during the ISN treatment does not affect the capacitances of capacitors. Furthermore, as mentioned previously, increasing the pressure improves resistance to oxidization. Hence, the capacitor dielectric film or the silicon nitride film can be made thinner, enabling the capacitance of the capacitor to be increased.

[0040] Wire resistances ( $\Omega$ / $\square$ ) of the lower electrodes in the five different specimen devices manufactured in the second embodiment are measured, the measurement results being shown in Fig. 14. All the five specimen devices exhibit values of about 12.9  $\Omega$ / $\square$ . This means that increasing the degree of vacuum in the deposition chamber for the ISN treatment does not affect the lower electrodes.

[0041] Further, under the same conditions, a hold time test is conducted on the five specimen devices manufactured in the second embodiment. Acceptance rates of the devices are computed, the results being shown in Fig. 15.

[0042] As can be seen from Fig. 15, when the degree of vacuum in the deposition chamber is set to 533 Pa for the ISN treatment, and the thickness of the silicon nitride film 25b is set to 5.0 nm, 5.5 nm, 6.0 nm, and 7.0 nm, respectively, the acceptance rates in the

*30* 

40

hold time test of all the specimen devices are around 95%. In contrast, when the degree of vacuum in the deposition chamber for the ISN treatment is set to 160 Pa, and the thickness of the silicon nitride film 25b is set to 7.0 nm, as a comparative example, the acceptance rate in the hold time test is around 83%, which is about 12% lower than that of the embodiment. Therefore, the manufacturing method for a semiconductor device in accordance with the present invention also provides an advantage of reducing hold time defects.

[0043] In the manufacturing method for a semiconductor device in accordance with the present invention, the degree of vacuum in the deposition chamber at the time of the ISN treatment is set higher than that in the conventional method (160 Pa). Hence, more ammonia gas is contained in the ISN treatment atmosphere as compared with the conventional method, so that the volume of hydrogen generated when the ammonia gas is decomposed is likely to increase accordingly. Thus, an annealing effect by the hydrogen can be expected to work on the specimens.

[0044] Moreover, since the film thickness of a portion of the silicon nitride film that is formed on the interlayer dielectric can be increased, making it possible to control a phenomenon of out diffusion wherein impurities contained in the interlayer dielectric diffuse out.

# 3. Third Embodiment (Experiments on ISN treatment time)

[0045] The following will describe a relationship between an ISN treatment time and the thickness of a silicon nitride film formed on an interlayer dielectric.

[0046] Four specimen devices are prepared according to the procedure described in the above embodiments under four different conditions or ISN treatment times, namely, 30 minutes, 60 minutes, 90 minutes, and 120 minutes, respectively, the degree of vacuum in the deposition chamber for the ISN treatment being set at 160 Pa. The time spent for the GVD following the ISN treatment is set to a time required for a 5.5-nm silicon nitride film to be grown on a test silicon wafer placed in the deposition chamber.

[0047] The film thicknesses of the silicon nitride films 25b on the interlayer dielectrics in the four specimen devices produced under the conditions described above are measured. The measurement results are shown in Fig. 16.

[0048] As can be understood from Fig. 16, when the ISN treatment time exceeds 90 minutes, the film thickness of the silicon nitride film formed on the interlayer dielectric is about 3.0 nm regardless of the value of the ISN treatment time. Furthermore, it is possible to form silicon nitride films that are thicker than those produced when the ISN treatment time is shorter than 90 minutes. Hence, when silicon nitride films are formed using the ISN treatment time as a parameter, it is meaningful, for forming a thicker silicon nitride film on the interlayer die-

lectric, to check beforehand a pretreatment time required for the film thickness of a portion of the silicon nitride film formed on the interlayer dielectric to reach saturation, and to set a time longer than the saturation time (90 minutes in the example shown in Fig 16) as the ISN treatment time.

[0049] The healing oxide films of two (30-minute and 90-minute ISN treatment times) out of the four specimen devices will now be discussed. More specifically, regarding these two specimen devices, the thicknesses of the healing oxide films produced in the silicon nitride film portions on the lower electrodes after the silicon nitride films have been subjected to healing oxidization are measured.

[0050] The measurement results are shown in Fig. 17 and Fig. 18. Wherein the thicknesses of silicon nitride films are also shown. Fig. 17 provides data regarding the thicknesses of silicon nitride films on the lower electrodes and the thicknesses of healing oxide films, while Fig. 18 provides data regarding the thicknesses of silicon nitride films on the interlayer dielectrics and the thicknesses of healing oxide films. In both charts, the axis of abscissa indicates the ISN treatment time, the left axis of ordinates indicates the thickness of the silicon nitride film, and the right axis of ordinates indicates the thickness of the healing oxide film. The bar graphs provide data regarding the film thicknesses of the silicon nitride films, and the line charts provide data regarding the film thicknesses of the healing oxide films.

[0051] As can be seen from Fig. 17, the values of the thicknesses of the healing oxide films on the lower electrodes are nearly the same irrespective of the ISN treatment time. However, on the interlayer dielectric, as can be understood from the Fig. 18, the thickness of the healing oxide film produced when the ISN treatment time is 30 minutes is 56 nm, while the thickness is approximately 1.0 nm, which is only 1/56 of the former, meaning improved resistance to oxidization, when the ISN treatment time is 90 minutes.

[0052] Thus, it has been found that, in order to also improve the resistance of the silicon nitride films to oxidization, the ISN treatment time should be set to a predetermined time (90 minutes in the example of Fig. 16) or longer.

[0053] While the present invention has been described with respect to what is presently considered to be the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, the invention is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the invention.

[0054] For instance, a semiconductor device to which the manufacturing method of the present invention is applicable is by no means limited to the device discussed in conjunction with Fig. 1. The manufacturing method of the invention can be extensively applied to the manufacture of semiconductor devices provided

35

[0055] Furthermore, in the above descriptions, SiH<sub>2</sub>Cl<sub>2</sub> has been used, together with the ammonia gas, as the gas for forming a silicon type thin film. The gas for forming the silicon type thin film, however, is not limited thereto; other suitable gases may be used instead.

[0056] In addition, in the above descriptions of the examples, the reduced pressure, hot wall type CVD apparatus has been used as the apparatus for implementing the ISN treatment and the apparatus for forming the silicon nitride films. The apparatus, however, is not limited thereto, and a nitriding furnace having the same structure as that of a high-pressure oxidizing furnace or a cold wall type rapid thermal processing (RTP) apparatus or rapid thermal nitride apparatus may be used to obtain the same advantages as those effected by the foregoing embodiments.

As is obvious from the above descriptions, in [0057] order to fabricate a semiconductor device provided with a capacitor on an interlayer dielectric, the capacitor having a silicon nitride film as a capacitor dielectric film, the manufacturing method for a semiconductor device in accordance with the present invention includes the steps of: forming a lower electrode composed of a silicon type material on an interlayer dielectric, placing a specimen on which the lower electrode has been formed in a deposition chamber to perform pretreatment in which heat is applied to the specimen in the deposition chamber wherein pressure has been reduced an ammonia gas atmosphere has been set, then introducing an ammonia gas and a gas for forming a silicon type thin film into the deposition chamber to form a silicon nitride film on the lower electrode and the interlayer dielectric, wherein a degree of vacuum in the deposition chamber at the time of the pretreatment is set to 533 Pa or more, and a time for the pretreatment is set to be longer than the aforesaid saturation time.

[0058] Hence, the a portion of the silicon nitride film that is formed on the interlayer dielectric can be made thicker, so that the oxidization resistance of the silicon nitride film on the interlayer dielectric is improved. This makes it possible to prevent abnormal oxidization of wires under interlayer dielectrics at the time of healing oxidization after silicon nitride films are formed.

#### **Claims**

 A manufacturing method for a semiconductor 50 device that has a capacitor electrode having a silicon nitride film as a capacitor dielectric film, comprising the steps of:

forming a lower electrode on an interlayer dielectric; and

carrying out reduction and thermal nitriding on a specimen, on which said lower electrode has

been formed, in an ammonia gas atmosphere in a deposition chamber wherein pressure has been reduced to a range from 533 Pa to 1333 Pa, then forming a silicon nitride film on said lower electrode and said interlayer dielectric.

- The method according to claim 1, wherein a time for carrying out said reduction and thermal nitriding is longer than a film thickness saturation time of said silicon nitride film formed on said interlayer dielectric
- 3. A manufacturing method for a semiconductor device that has a capacitor electrode having a silicon nitride film as a capacitor dielectric film, comprising the steps of:

forming a lower electrode on an interlayer dielectric; and

carrying out reduction and thermal nitriding on a specimen, on which said lower electrode has been formed, in an ammonia gas atmosphere in a deposition chamber wherein pressure has been reduced, then forming a silicon nitride film on said lower electrode and said interlayer dielectric,

wherein a time for carrying out said reduction and thermal nitriding is longer than a film thickness saturation time of said silicon nitride film formed on said interlayer dielectric.

- The method according to any of the claims 1 to 3, further comprising a step of subjecting the specimen, on which said silicon nitride film has been formed, to heat treatment.
- The method according to any of the claims 1 to 3, wherein said lower electrode is formed of a silicon type material.
- 6. The method according to claim 5, wherein polycrystalline silicon is employed as a silicon type material composing said lower electrode.
- 7. The method according to any of the claims 1 to 3, wherein an ammonia gas and a gas for forming a silicon type thin film are used for forming said silicon nitride film.
  - The method according to claim 7, wherein dichlorosilane (SiH<sub>2</sub>Cl<sub>2</sub>) is used as said gas for forming a silicon type thin film.

FIG.1





FIG.2



Ω

**FIG.3(A)** 




FIG.3(B)




FIG.3(C)




FIG.4(A)




FIG.4(B)





FIG.4(C)



S S S PR M MBP  $\alpha$ VENT

FIG.5

FIG.6

STEP		MV	SV	MBP	DP	MFC2	MFC1	PRESSURE
			CLOSE		ON	OSLM	0sccm	10 <sup>-2</sup> Pa ORDER
2	0:00:20	OPEN	CLOSE	ON	ON	2SLM	0sccm	10-2Pa ORDER
3	0:00:30	OPEN	CLOSE	ON	ON		50sccm	
4	0:04:30	OPEN	CLOSE	ON	ON		50sccm	
5(ISN)	0:30:00	OPEN	CLOSE	ON	ON		50sccm	

FIG.7




FIG.8




FIG.9




FIG.10




FIG.11




FIG.12




FIG.13





FIG.14



**FIG.15** 




FIG.16






FIG.17



**FIG.18** 



EP 1 047 117 A3

(12)

## **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3: 29.01.2003 Bulletin 2003/05

(43) Date of publication A2: 25.10.2000 Bulletin 2000/43

(21) Application number: 00104967.5

(22) Date of filing: 08.03.2000

(51) Int Cl.7: **H01L 21/318**, H01L 21/02, H01L 21/314, H01L 27/108, H01L 21/8242, H01L 21/321

(11)

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 21.04.1999 JP 11364399

(71) Applicant: Oki Electric Industry Co., Ltd. Tokyo (JP) (72) Inventors:

 Nakazawa, Makoto, c/o Miyagi Oki Electric Co.,Ltd. Kurokawa-gun, Miyagi (JP)

 Nagata, Toshio, c/o Miyagi Oki Electric Co.,Ltd. Kurokawa-gun, Miyagi (JP)

(74) Representative:


Kirschner, Klaus Dieter, Dipl.-Phys. Schneiders & Behrendt Rechtsanwälte - Patentanwälte Sollner Strasse 38 81479 München (DE)

(54) Method for manufacturing a silicon nitride capacitor dielectric film

(57) A manufacturing method for a semiconductor device that has a capacitor electrode having a silicon nitride film as a capacitor dielectric film includes the steps of: forming a lower electrode on an interlayer dielectric; and carrying out reduction and thermal nitriding

on a specimen, on which the lower electrode has been formed, in an ammonia gas atmosphere in a deposition chamber wherein pressure has been reduced to a range from 533 Pa to 1333 Pa, then forming a silicon nitride film on the lower electrode and the interlayer dielectric.

## FIG.1



Printed by Jouve, 75001 PARIS (FR)



## **EUROPEAN SEARCH REPORT**

**Application Number** EP 00 10 4967

Category	Citation of document with of relevant pas	indication, where appropriate, sages		elevant claim	CLASSIFICATION OF THE APPLICATION (Int.Ct.7)
X	EP 0 684 637 A (TO CO) 29 November 19 * column 1, line 1 * column 3, line 1 * column 6, line 3 figures 2,3 * * column 8, line 1 * column 12, line * column 15, line	95 (1995-11-29) - line 14 * - line 58 * - column 7, line 9 - column 9, line 9 - line 47: figur	25;	8	H01L21/318 H01L21/02 H01L21/314 H01L27/108 H01L21/8242 H01L21/321
Y	Cordin 15, Tille	45 - Title 54 "	2,	3,7,8	
X	PATENT ABSTRACTS 0 vol. 1999, no. 04, 30 April 1999 (199-& JP 11 008359 A LTD), 12 January 19 * abstract * * paragraph [0025] * paragraph [0046] * paragraph [0099] * paragraph [0099] figures 1,2 * * paragraph [0138] figures 3,13 *	9-04-30) (OKI ELECTRIC IND 999 (1999-01-12) - paragraph [0035 - paragraph [0055 - paragraph [0071 - paragraph [0110	* * ;	В	TECHNICAL FIELDS SEARCHED (Int.Cl.7) H01L C23C
	PATENT ABSTRACTS 00 vol. 1997, no. 06, 30 June 1997 (1997-8 JP 09 050996 A 18 February 1997 (1* abstract * paragraph [0004]	-06-30) (ULVAC JAPAN LTD), 1997-02-18)		3	
	figures 1,5 * * paragraph [0006] figures 1,2 * * paragraph [0017] table 1 * * paragraph [0040]	- paragraph [0027	];		
		-/			
	The present search report has	been drawn up for all claims  Date of completion of tr	n consult		F
	BERLIN	4 December		K1o <sub>l</sub>	ofenstein, P
X : partic Y : partic docum	TEGORY OF CITED DOCUMENTS ularly relevant if taken alone ularly relevant if combined with anot net of the same category ological background	E:earlie after≀ ther D:doc⊬	or principle under f patent document he filing date nent cited in the ap nent cited for other	tying the in but publis	vention

2



## **EUROPEAN SEARCH REPORT**

Application Number

EP 00 10 4967

	DOCUMENTS CONSIDE	RED TO BE RELEVANT		
Category		dication, where appropriate.	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CL7)
X Y	US 5 478 765 A (HAN 26 December 1995 (19 * column 1, line 10 * column 1, line 35 * column 2, line 48 * column 3, line 11 * column 3, line 36	995-12-26) - line 22 * - line 57 *	1,4-6 2,3,7,8	
A	CO LTD;OTHERS: 01), 19 March 1993 (1993 * abstract *	E-1401), 97-20) MIYAZAKI OKI ELECTRIC -03-19)	1-8	
	EP 0 540 240 A (NIP 5 May 1993 (1993-05 * column 1, line 13 * column 2, line 17 * column 2, line 43 * column 4, line 53 figures 1A,1B,3 * * column 6, line 17	-05) - line 52 * - line 30 * - column 3, line 18 - column 5, line 54;	*	TECHNICAL FIELDS SEARCHED (Inl.Ci.7)
	The present search report has	been drawn up for all claims		
	Place of search	Date of completion of the searce	l l	Examiner
	BERLIN	4 December 200	92 ∫ K1	opfenstein, P
X:pa Y:pa do: A:tex O:no	CATEGORY OF CITED DOCUMENTS inticularly relevant if taken alone tricularly relevant if combined with and cument of the same category chnological background on-written disclosure termediate document	E : earlier pater after the film ther D : document of L : document of	nciple underlying the nt document, but pub g date ted in the application fied for other reasons the same patent farm	nished on, or n s

### ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 00 10 4967

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

04-12-2002

Patent document cited in search report		Publication date		Patent family member(s)		Publication date	
ΕP	9684637	A	29-11-1995	JP EP KR US US	8045927 0684637 272138 6171977 5838056	A2 B1 B1	16-02-1996 29-11-1995 15-11-2000 09-01-2001 17-11-1998
JP	11008359	A	12-01-1999	NONE			******
JP (	0905 <del>0</del> 996	Α	18-02-1997	NONE			
US !	5478765	A	26-12-1995	US	5578848	A	26-11-1996
JP (	<b>9596775</b> 1	Α	19-03-1993	NONE			
EP (	0540240	Α	05-05-1993	JP EP	5109981 0540240		30-04-1993 05-05-1993

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

FORM POASS